Cross-coupled low noise amplifier for cellular applications

ABSTRACT

Cross-coupled low noise amplifier for cellular applications. A circuitry implementation that includes two pairs of metal oxide semiconductor field-effect transistors (MOSFETs) (either N-type of P-type) operates as an LNA, which can be used within any of a wide variety of communication devices. In one embodiment, this design is particularly adaptable to cellular telephone applications. A majority of the elements are integrated within the design and need not be implemented off-chip, and this can provide for a reduction in area required by the circuitry. A very high output impedance is provided by using two transistors (implemented in a triple well configuration) with resistive source degeneration. A higher than typical power supply voltage can be employed (if desired) to accommodate the voltage drops of the resistors and transistors.

CROSS REFERENCE TO RELATED PATENTS/PATENT APPLICATIONS Continuation Priority Claim, 35 U.S.C. §120

The present U.S. Utility Patent Application claims priority pursuant to 35 U.S.C. §120, as a continuation, to the following U.S. Utility Patent Application which is hereby incorporated herein by reference in its entirety and made part of the present U.S. Utility Patent Application for all purposes:

1. U.S. Utility application Ser. No. 11/874,305, entitled “Cross-coupled low noise amplifier for cellular applications,” filed Oct. 18, 2007, pending, and scheduled to be issued as U.S. Pat. No. 7,541,870 on Jun. 2, 2009.

INCORPORATION BY REFERENCE

The following U.S. Utility Patent Application is hereby incorporated herein by reference in its entirety and is made part of the present U.S. Utility Patent Application for all purposes:

1. U.S. Utility patent application Ser. No. 11/874,314, entitled “Fully integrated compact cross-coupled low noise amplifier,” filed Oct. 18, 2007, pending.

BACKGROUND OF THE INVENTION

1. Technical Field of the Invention

The invention relates generally to communication systems; and, more particularly, it relates to integration of components within communication devices employed within such communication systems.

2. Description of Related Art

Communication systems are known to support wireless and wire lined communications between wireless and/or wire lined communication devices. Such communication systems range from national and/or international cellular telephone systems to the Internet to point-to-point in-home wireless networks. Each type of communication system is constructed, and hence operates, in accordance with one or more communication standards. For instance, wireless communication systems may operate in accordance with one or more standards including, but not limited to, IEEE 802.11, Bluetooth, advanced mobile phone services (AMPS), digital AMPS, global system for mobile communications (GSM), code division multiple access (CDMA), local multi-point distribution systems (LMDS), multi-channel-multi-point distribution systems (MMDS), radio frequency identification (RFID), Enhanced Data rates for GSM Evolution (EDGE), General Packet Radio Service (GPRS), and/or variations thereof.

Depending on the type of wireless communication system, a wireless communication device, such as a cellular telephone, two-way radio, personal digital assistant (PDA), personal computer (PC), laptop computer, home entertainment equipment, RFID reader, RFID tag, et cetera communicates directly or indirectly with other wireless communication devices. For direct communications (also known as point-to-point communications), the participating wireless communication devices tune their receivers and transmitters to the same channel or channels (e.g., one of the plurality of radio frequency (RF) carriers of the wireless communication system or a particular RF frequency for some systems) and communicate over that channel(s). For indirect wireless communications, each wireless communication device communicates directly with an associated base station (e.g., for cellular services) and/or an associated access point (e.g., for an in-home or in-building wireless network) via an assigned channel. To complete a communication connection between the wireless communication devices, the associated base stations and/or associated access points communicate with each other directly, via a system controller, via the public switch telephone network, via the Internet, and/or via some other wide area network.

For each wireless communication device to participate in wireless communications, it includes a built-in radio transceiver (i.e., receiver and transmitter) or is coupled to an associated radio transceiver (e.g., a station for in-home and/or in-building wireless communication networks, RF modem, etc.). As is known, the receiver is coupled to an antenna and includes a low noise amplifier, one or more intermediate frequency stages, a filtering stage, and a data recovery stage. The low noise amplifier receives inbound RF signals via the antenna and amplifies then. The one or more intermediate frequency stages mix the amplified RF signals with one or more local oscillations to convert the amplified RF signal into baseband signals or intermediate frequency (IF) signals. The filtering stage filters the baseband signals or the IF signals to attenuate unwanted out of band signals to produce filtered signals. The data recovery stage recovers raw data from the filtered signals in accordance with the particular wireless communication standard.

As is also known, the transmitter includes a data modulation stage, one or more intermediate frequency stages, and a power amplifier. The data modulation stage converts raw data into baseband signals in accordance with a particular wireless communication standard. The one or more intermediate frequency stages mix the baseband signals with one or more local oscillations to produce RF signals. The power amplifier amplifies the RF signals prior to transmission via an antenna.

While transmitters generally include a data modulation stage, one or more IF stages, and a power amplifier, the particular implementation of these elements is dependent upon the data modulation scheme of the standard being supported by the transceiver. For example, if the baseband modulation scheme is Gaussian Minimum Shift Keying (GMSK), the data modulation stage functions to convert digital words into quadrature modulation symbols, which have a constant amplitude and varying phases. The IF stage includes a phase locked loop (PLL) that generates an oscillation at a desired RF frequency, which is modulated based on the varying phases produced by the data modulation stage. The phase modulated RF signal is then amplified by the power amplifier in accordance with a transmit power level setting to produce a phase modulated RF signal.

As another example, if the data modulation scheme is 8-PSK (phase shift keying), the data modulation stage functions to convert digital words into symbols having varying amplitudes and varying phases. The IF stage includes a phase locked loop (PLL) that generates an oscillation at a desired RF frequency, which is modulated based on the varying phases produced by the data modulation stage. The phase modulated RF signal is then amplified by the power amplifier in accordance with the varying amplitudes to produce a phase and amplitude modulated RF signal.

As yet another example, if the data modulation scheme is x-QAM (16, 64, 128, 256 quadrature amplitude modulation), the data modulation stage functions to convert digital words into Cartesian coordinate symbols (e.g., having an in-phase signal component and a quadrature signal component). The IF stage includes mixers that mix the in-phase signal component with an in-phase local oscillation and mix the quadrature signal component with a quadrature local oscillation to produce two mixed signals. The mixed signals are summed together and filtered to produce an RF signal that is subsequently amplified by a power amplifier.

As the desire for wireless communication devices to support multiple standards continues, recent trends include the desire to integrate more functions on to a single chip. However, such desires have gone unrealized when it comes to implementing baseband and RF on the same chip for multiple wireless communication standards. In addition, many components and/or modules within the components employed within such communication devices and wireless communication devices include many off-chip elements.

FIG. 4 is a diagram illustrating an embodiment 400 of a prior art implementation of an LNA. An input voltage, Vin, is provided across an input inductor (L3) and then to two separate capacitors, C1 and C2. The outputs from these two separate capacitors, C1 and C2, are provided to two other capacitors, C3 and C4, and subsequently to the gates of a first pair of transistors (M1 and M2). A second pair of transistors (M3 and M4) is implemented such that the drains of the first pair of transistors (M1 and M2) are coupled to the sources of the second pair of transistors (M3 and M4). The gates of the second pair of transistors (M3 and M4) are provided a bias voltage level (Vbias2). Two separate resistors, R1 and R2, are connected between the gates of the first pair of transistors (M1 and M2) and another bias voltage level (Vbias1). Two separate inductors, L1 and L2, are connected between the drains of the second pair of transistors (M3 and M4) to a power supply voltage level (Vdd0). Two source inductors are connected between the sources of the first pair of transistors (M1 and M2) to ground. As can also be seen, the node between capacitor, C1, and capacitor, C3, is connected to the source of one transistor (M2) within the pair of transistors (M1 and M2), and the node between capacitor, C2, and capacitor, C4, is connected to the source of the other transistor (M1) within the first pair of transistors (M1 and M2). If desired, shunt capacitors can be implemented as well as depicted in the diagram (e.g., using dotted lines). For example, one shunt capacitor can be implemented each of the sides of capacitor, C1, and capacitor, C2, respectively.

This prior art approach provides a relatively high linearity. It also provides a wide 100Ω differential impedance for the input matching purpose, as well as a good noise figure while maintaining relatively low power consumption. However, this prior art approach also requires off-chip source inductors for providing a better noise figure. Moreover, a relatively large number of off-chip components (e.g., 5 including 2 capacitors [C1, C2], 2 source inductors, and 1 input indictor) generally leads to a higher manufacturing cost than is desirable, and this also leads to a higher form factor (e.g., a larger device occupying larger real estate). These off-chip components are also depicted using a dashed line.

BRIEF SUMMARY OF THE INVENTION

The present invention is directed to apparatus and methods of operation that are further described in the following Brief Description of the Several Views of the Drawings, the Detailed Description of the Invention, and the claims. Other features and advantages of the present invention will become apparent from the following detailed description of the invention made with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 is a diagram illustrating an embodiment of a wireless communication system.

FIG. 2 is a diagram illustrating an embodiment of a wireless communication device.

FIG. 3 is a diagram illustrating an embodiment of a portion of a communication device that includes an LNA (Low Noise Amplifier).

FIG. 4 is a diagram illustrating an embodiment of a prior art implementation of an LNA.

FIG. 5 is a diagram illustrating an embodiment of an LNA.

DETAILED DESCRIPTION OF THE INVENTION

A novel design of implementing an LNA (Low Noise Amplifier) using three pairs of metal oxide semiconductor field-effect transistors (MOSFETs) (either N-type of P-type) is presented herein. Such an LNA can be used within any of a wide variety of communication devices, and this design is particularly amendable and adaptable to cellular telephone applications. A majority of the elements within this novel approach are integrated and need not be implemented off-chip. This can provide for a reduction in area required by the circuitry when compared to prior art approaches. A differential 100Ω input impedance is provided by this design. In one possible embodiment, a higher than typical power supply voltage can be employed to ensure a higher voltage gain and lower noise figure.

When compared to at least one prior art approach, the number of off-chip components is reduced from five off-chip components (in the prior art approach) to only one off-chip component (in the novel design presented herein). This provides for a lower cost than prior art approaches as well as a smaller form factor thereby providing for much improved integration than prior approaches.

From one perspective, when compared and contrasted to the prior art approach, two source inductors within the prior art approach are replaced with two transistors (which can be implemented within a triple well configuration (or sometimes referred to as ‘tri-well’ configuration)) and/or two resistors (e.g., transistor pair (M5 and M6) and resistors (Rx and Ry) in FIG. 5) thereby obviating the two source inductors within the prior art approach. Instead of using the two source inductors in the prior art approach, this novel design employed two transistors with resistive source degeneration to arrive at a very high output impedance and to reduce the noise figure when compared to the prior art approach.

In the embodiment of FIG. 5, a higher that typical power supply voltage (e.g., use Vdd1 where Vdd1>Vdd0, and where Vdd0 is the typical power supply voltage) can be employed to ensure a higher voltage gain and lower noise figure.

In addition, when compared and contrasted to the prior art approach, the novel design presented herein employs MOSFETs connected in the triple well (e.g., where the source is connected to the substrate of the MOSFET). This enables the well connections of these MOSFETs to their own source terminals. This also avoids the time dependent dielectric breakdown (TDDB) and hot carrier damage due to the use of the high supply voltage.

Moreover, when compared and contrasted to the prior art approach, the novel design presented herein integrates two capacitors of the prior art approach on-chip (e.g., C1 and C2 in FIG. 5).

FIG. 1 is a diagram illustrating an embodiment of a wireless communication system 100. The wireless communication system 100 includes a plurality of base stations and/or access points 112, 116, a plurality of wireless communication devices 118-132 and a network hardware component 134. Note that the network hardware 134, which may be a router, switch, bridge, modem, system controller, et cetera provides a wide area network connection 142 for the communication system 100. Further note that the wireless communication devices 118-132 may be laptop host computers 118 and 126, personal digital assistant hosts 120 and 130, personal computer hosts 124 and 132 and/or cellular telephone hosts 122 and 128.

Wireless communication devices 122, 123, and 124 are located within an independent basic service set (IBSS) area and communicate directly (i.e., point to point). In this configuration, these devices 122, 123, and 124 may only communicate with each other. To communicate with other wireless communication devices within the system 100 or to communicate outside of the system 100, the devices 122, 123, and/or 124 need to affiliate with one of the base stations or access points 112 or 116.

The base stations or access points 112, 116 are located within basic service set (BSS) areas 111 and 113, respectively, and are operably coupled to the network hardware 134 via local area network connections 136, 138. Such a connection provides the base station or access point 112-116 with connectivity to other devices within the system 100 and provides connectivity to other networks via the WAN connection 142. To communicate with the wireless communication devices within its BSS 111 or 113, each of the base stations or access points 112-116 has an associated antenna or antenna array. For instance, base station or access point 112 wirelessly communicates with wireless communication devices 118 and 120 while base station or access point 116 wirelessly communicates with wireless communication devices 126-132. Typically, the wireless communication devices register with a particular base station or access point 112, 116 to receive services from the communication system 100.

Typically, base stations are used for cellular telephone systems (e.g., advanced mobile phone services (AMPS), digital AMPS, global system for mobile communications (GSM), code division multiple access (CDMA), local multi-point distribution systems (LMDS), multi-channel-multi-point distribution systems (MMDS), Enhanced Data rates for GSM Evolution (EDGE), General Packet Radio Service (GPRS), high-speed downlink packet access (HSDPA), high-speed uplink packet access (HSUPA and/or variations thereof) and like-type systems, while access points are used for in-home or in-building wireless networks (e.g., IEEE 802.11, Bluetooth, ZigBee, any other type of radio frequency based network protocol and/or variations thereof). Regardless of the particular type of communication system, each wireless communication device includes a built-in radio and/or is coupled to a radio.

FIG. 2 is a diagram illustrating an embodiment of a wireless communication device 200 that includes the host device 118-132 and an associated radio 260. For cellular telephone hosts, the radio 260 is a built-in component. For personal digital assistants hosts, laptop hosts, and/or personal computer hosts, the radio 260 may be built-in or an externally coupled component.

As illustrated, the host device 118-132 includes a processing module 250, memory 252, a radio interface 254, an input interface 258, and an output interface 256. The processing module 250 and memory 252 execute the corresponding instructions that are typically done by the host device. For example, for a cellular telephone host device, the processing module 250 performs the corresponding communication functions in accordance with a particular cellular telephone standard.

The radio interface 254 allows data to be received from and sent to the radio 260. For data received from the radio 260 (e.g., inbound data), the radio interface 254 provides the data to the processing module 250 for further processing and/or routing to the output interface 256. The output interface 256 provides connectivity to an output display device such as a display, monitor, speakers, et cetera such that the received data may be displayed. The radio interface 254 also provides data from the processing module 250 to the radio 260. The processing module 250 may receive the outbound data from an input device such as a keyboard, keypad, microphone, et cetera via the input interface 258 or generate the data itself. For data received via the input interface 258, the processing module 250 may perform a corresponding host function on the data and/or route it to the radio 260 via the radio interface 254.

Radio 260 includes a host interface 262, digital receiver processing module 264, an analog-to-digital converter 266, a high pass and low pass filter module 268, an IF mixing down conversion stage 270, a receiver filter 271, a low noise amplifier 272, a transmitter/receiver switch 273, a local oscillation module 274, memory 275, a digital transmitter processing module 276, a digital-to-analog converter 278, a filtering/gain module 280, an IF mixing up conversion stage 282, a power amplifier 284, a transmitter filter module 285, a channel bandwidth adjust module 287, and an antenna 286. The antenna 286 may be a single antenna that is shared by the transmit and receive paths as regulated by the Tx/Rx switch 273, or may include separate antennas for the transmit path and receive path. The antenna implementation will depend on the particular standard to which the wireless communication device 200 is compliant.

The digital receiver processing module 264 and the digital transmitter processing module 276, in combination with operational instructions stored in memory 275, execute digital receiver functions and digital transmitter functions, respectively. The digital receiver functions include, but are not limited to, digital intermediate frequency to baseband conversion, demodulation, constellation demapping, decoding, and/or descrambling. The digital transmitter functions include, but are not limited to, scrambling, encoding, constellation mapping, modulation, and/or digital baseband to IF conversion. The digital receiver and transmitter processing modules 264 and 276 may be implemented using a shared processing device, individual processing devices, or a plurality of processing devices. Such a processing device may be a microprocessor, micro-controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on operational instructions. The memory 275 may be a single memory device or a plurality of memory devices. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, and/or any device that stores digital information. Note that when the processing module 264 and/or 276 implements one or more of its functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry, the memory storing the corresponding operational instructions is embedded with the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic circuitry.

In operation, the radio 260 receives outbound data 294 from the host device via the host interface 262. The host interface 262 routes the outbound data 294 to the digital transmitter processing module 276, which processes the outbound data 294 in accordance with a particular wireless communication standard (e.g., IEEE 802.11, Bluetooth, ZigBee, any other type of radio frequency based network protocol and/or variations thereof et cetera) to produce outbound baseband signals 296. The outbound baseband signals 296 will be digital base-band signals (e.g., have a zero IF) or digital low IF signals, where the low IF typically will be in the frequency range of one hundred kHz (kilo-Hertz) to a few MHz (Mega-Hertz).

The digital-to-analog converter 278 converts the outbound baseband signals 296 from the digital domain to the analog domain. The filtering/gain module 280 filters and/or adjusts the gain of the analog signals prior to providing it to the IF mixing stage 282. The IF mixing stage 282 converts the analog baseband or low IF signals into RF signals based on a transmitter local oscillation 283 provided by local oscillation module 274. The power amplifier 284 amplifies the RF signals to produce outbound RF signals 298, which are filtered by the transmitter filter module 285. The antenna 286 transmits the outbound RF signals 298 to a targeted device such as a base station, an access point and/or another wireless communication device 200.

The radio 260 also receives inbound RF signals 288 via the antenna 286, which were transmitted by a base station, an access point, or another wireless communication device. The antenna 286 provides the inbound RF signals 288 to the receiver filter module 271 via the Tx/Rx switch 273, where the Rx filter 271 bandpass filters the inbound RF signals 288. The Rx filter 271 provides the filtered RF signals to low noise amplifier 272, which amplifies the signals 288 to produce an amplified inbound RF signals. The low noise amplifier 272 provides the amplified inbound RF signals to the IF mixing module 270, which directly converts the amplified inbound RF signals into an inbound low IF signals or baseband signals based on a receiver local oscillation 281 provided by local oscillation module 274. The down conversion module 270 provides the inbound low IF signals or baseband signals to the filtering/gain module 268. The high pass and low pass filter module 268 filters, based on settings provided by the channel bandwidth adjust module 287, the inbound low IF signals or the inbound baseband signals to produce filtered inbound signals.

The analog-to-digital converter 266 converts the filtered inbound signals from the analog domain to the digital domain to produce inbound baseband signals 290, where the inbound baseband signals 290 will be digital base-band signals or digital low IF signals, where the low IF typically will be in the frequency range of one hundred kHz to a few MHz. The digital receiver processing module 264, based on settings provided by the channel bandwidth adjust module 287, decodes, descrambles, demaps, and/or demodulates the inbound baseband signals 290 to recapture inbound data 292 in accordance with the particular wireless communication standard being implemented by radio 260. The host interface 262 provides the recaptured inbound data 292 to the host device 118-132 via the radio interface 254.

As one of average skill in the art will appreciate, the wireless communication device 200 of FIG. 2 may be implemented using one or more integrated circuits. For example, the host device may be implemented on one integrated circuit, the digital receiver processing module 264, the digital transmitter processing module 276 and memory 275 may be implemented on a second integrated circuit, and the remaining components of the radio 260, less the antenna 286, may be implemented on a third integrated circuit. As an alternate example, the radio 260 may be implemented on a single integrated circuit. As yet another example, the processing module 250 of the host device and the digital receiver and transmitter processing modules 264 and 276 may be a common processing device implemented on a single integrated circuit. Further, the memory 252 and memory 275 may be implemented on a single integrated circuit and/or on the same integrated circuit as the common processing modules of processing module 250 and the digital receiver and transmitter processing module 264 and 276.

FIG. 3 is a diagram illustrating an embodiment 300 of a portion of a communication device that includes an LNA (Low Noise Amplifier) 372. A signal 301 is provided to the LNA 372. In some embodiments, this signal 301 is a signal received via a wireless communication channel. In other embodiments, this signal 301 is a signal provided from another portion of circuitry within a communication device.

Moreover, in an alternative embodiment, a signal 301 a can be viewed as being received and undergoing additional processing within a pre-processing module 305 a before providing its output to the LNA 372. The pre-processing module 305 a can perform a variety of processing operations including scaling (up or down), filtering, frequency conversion (e.g., from a carrier frequency to an intermediate frequency, from an intermediate frequency to a baseband frequency, or generally from a first frequency to a second frequency), digital sampling, digital filtering, etc.

In whichever embodiment employed, a signal (e.g., either signal 301 or output from the pre-processing module 305 a) is provided to the LNA 372, and the output of the LNA 372 is provided to one or more subsequent modules and/or functional blocks to perform subsequent processing 310.

It is noted that the general implementation of an LNA, in accordance with certain aspects of the invention presented herein, can be implemented within a broad range of communication devices, and those communication devices can be implemented within a broad range of communication systems. In some embodiments, the implementation of such an LNA can be tailored to and particularly adaptable to cellular telephone applications.

FIG. 4 is a diagram illustrating an embodiment 400 of a prior art implementation of an LNA. The reader is directed to the “DESCRIPTION OF RELATED ART” section with reference to FIG. 4.

FIG. 5 is a diagram illustrating an embodiment of an LNA. Referring to the embodiment 500 of FIG. 5, an input voltage, Vin, is provided across an input inductor (L3) and then to two separate capacitors, C1 and C2, which themselves are integrated components (e.g., non off-chip components). The outputs from these two separate capacitors, C1 and C2, are provided to two other capacitors, C3 and C4, and subsequently to the gates of a first pair of triple well connected transistors (M1 and M2) (shown as n-channel metal oxide semiconductor field-effect transistors (N-MOSFETs) in this diagram). A second pair of triple well connected transistors (M3 and M4) (shown also as n-channel metal oxide semiconductor field-effect transistors (N-MOSFETs) in this diagram) is implemented such that the drains of the first pair of triple well connected transistors (M1 and M2) are coupled to the sources of the second pair of triple well connected transistors (M3 and M4).

The gates of the second pair of triple well connected transistors (M3 and M4) are provided a bias voltage level (Vbias2). Two separate resistors, R1 and R2, are connected between the gates of the first pair of triple well connected transistors (M1 and M2) and another bias voltage level (Vbias1). Two separate inductors, L1 and L2, are connected between the drains of the second pair of transistors (M3 and M4) to a power supply voltage level (Vdd1); this Vdd1 can be of a slightly higher voltage level than Vdd0 shown in FIG. 4 for a prior art approach. The slightly higher voltage level (Vdd1) can be employed to accommodate the voltage drop of the source resistors (Rx and Ry) and the third pair of transistors (M5 and M6).

When compared to the prior art approach of FIG. 4, the two source inductors are replaced by a third pair of transistors (M5 and M6) (shown as n-channel metal oxide semiconductor field-effect transistors (N-MOSFETs) in this diagram) and two resistors (Rx and Ry). The drains of the third pair of transistors (M5 and M6) are connected to the sources of the first pair of triple well connected transistors (M1 and M2), respectively. The sources of the third pair of transistors (M5 and M6) are connected to the two resistors (Rx and Ry), respectively. The gates of the third pair of triple well connected transistors (M5 and M6) are provided a bias voltage level (Vbias3). This third pair of transistors (M5 and M6) operates in accordance with resistive source degeneration to arrive at a very high output impedance and reduced noise figure when compared to the prior art approach.

Two source resistors (Rx and Ry) are connected between the sources of the third pair of triple well connected transistors (M5 and M6) to ground. As can also be seen, the node between capacitor, C1, and capacitor, C3, is connected to the source of one transistor (M2) within the first pair of triple well connected transistors (M1 and M2), and the node between capacitor, C2, and capacitor, C4, is connected to the source of the other transistor (M1) within the pair of transistors (M1 and M2). If desired, shunt capacitors can be implemented as well as depicted in the diagram (e.g., using dotted lines). For example, one shunt capacitor can be implemented each of the sides of capacitor, C1, and capacitor, C2, respectively.

The very high output impedance provided by this novel design can be defined as follows: Rout=Ry(1+g _(M6) Ro), where

Rout is the output impedance of the transistor M6 with the source degeneration resistor Ry;

Ry is the resistance of one of the resistors connected between the transistor M6 and ground;

g_(M6) is the transconductance of the transistor M6; and

Ro is the output impedance of the transistor M6 itself.

In some embodiments, the resistance of the resistor, Ry, (and the resistor, Rx) is approximately 1 kΩ. In such embodiments, the output impedance of the LNA, Rout, can be implemented and expected to be approximately 10 kΩ.

It is noted that the various modules (e.g., pre-processing module, subsequent processing module, etc.) described herein may be a single processing device or a plurality of processing devices. Such a processing device may be a microprocessor, micro-controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on operational instructions. The operational instructions may be stored in a memory. The memory may be a single memory device or a plurality of memory devices. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, and/or any device that stores digital information. It is also noted that when the processing module implements one or more of its functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry, the memory storing the corresponding operational instructions is embedded with the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic circuitry. In such an embodiment, a memory stores, and a processing module coupled thereto executes, operational instructions corresponding to at least some of the steps and/or functions illustrated and/or described herein.

The present invention has been described above with the aid of functional building blocks illustrating the performance of certain significant functions. The boundaries of these functional building blocks have been arbitrarily defined for convenience of description. Alternate boundaries could be defined as long as the certain significant functions are appropriately performed. Similarly, flow diagram blocks may also have been arbitrarily defined herein to illustrate certain significant functionality. To the extent used, the flow diagram block boundaries and sequence could have been defined otherwise and still perform the certain significant functionality. Such alternate definitions of both functional building blocks and flow diagram blocks and sequences are thus within the scope and spirit of the claimed invention.

One of average skill in the art will also recognize that the functional building blocks, and other illustrative blocks, modules and components herein, can be implemented as illustrated or by discrete components, application specific integrated circuits, processors executing appropriate software and the like or any combination thereof.

Moreover, although described in detail for purposes of clarity and understanding by way of the aforementioned embodiments, the present invention is not limited to such embodiments. It will be obvious to one of average skill in the art that various changes and modifications may be practiced within the spirit and scope of the invention, as limited only by the scope of the appended claims. 

1. An apparatus, comprising: first and second n-channel metal oxide semiconductor field-effect transistors (N-MOSFETs); and third and fourth N-MOSFETs, each of the third and the fourth N-MOSFETs implemented in a tri-well configuration such that a source of the third N-MOSFET is directly connected to a substrate of the third N-MOSFET and a source of the fourth N-MOSFET is directly connected to a substrate of the fourth N-MOSFET, and such that a drain of the third N-MOSFET connects to a source of the first N-MOSFET and a drain of the fourth N-MOSFET connects to a source of the second N-MOSFET.
 2. The apparatus of claim 1, further comprising: fifth and sixth N-MOSFETs, such that a source of the fifth N-MOSFET connects to a drain of the first N-MOSFET and a source of the sixth N-MOSFET connects to a drain of the second N-MOSFET; and wherein: drains of the fifth and sixth N-MOSFETs provide a differential output signal.
 3. The apparatus of claim 2, wherein: a first bias voltage is provided to gates of the third and fourth N-MOSFETs; and a second bias voltage is provided to gates of the fifth and sixth N-MOSFETs.
 4. The apparatus of claim 2, wherein: a first inductor and a second inductor; and wherein: a first node of the first inductor and a first node of the second inductor connect to a power supply voltage; a second node of the first inductor is connected to a drain of the fifth N-MOSFET; and a second node of the second inductor is connected to a drain of the sixth N-MOSFET.
 5. The apparatus of claim 1, further comprising: a first capacitor having a first node connected to a gate of the first N-MOSFET and a second node connected to the source of the second N-MOSFET and to the drain of the fourth N-MOSFET; and a second capacitor having a first node connected to a gate of the second N-MOSFET and a second node connected to the source of the first N-MOSFET and to the drain of the third N-MOSFET.
 6. The apparatus of claim 1, further comprising: a first capacitor and a second capacitor; and wherein: a first node of the first capacitor and a first node of the second capacitor receive a differential input signal; a second node of the first capacitor is connected to a source of the second N-MOSFET and to the drain of the fourth N-MOSFET; and a second node of the second capacitor is connected to a source of the first N-MOSFET and to the drain of the third N-MOSFET.
 7. The apparatus of claim 1, further comprising: a first resistor and a second resistor; and wherein: a first node of the first resistor and a first node of the second resistor are grounded; a second node of the first resistor is connected to a source of the third N-MOSFET; and a second node of the second resistor is connected to a source of the fourth N-MOSFET.
 8. The apparatus of claim 1, wherein: each of the first and the second N-MOSFETs implemented in a tri-well configuration such that the source of the first N-MOSFET is connected to a substrate of the first N-MOSFET and the source of the second N-MOSFET is connected to a substrate of the second N-MOSFET.
 9. The apparatus of claim 1, wherein: the apparatus is a circuitry implemented within a radio of a communication device.
 10. The apparatus of claim 1, wherein: the apparatus is an integrated circuit.
 11. An apparatus, comprising: first and second n-channel metal oxide semiconductor field-effect transistors (N-MOSFETs); third and fourth N-MOSFETs, such that a source of the third N-MOSFET connects to a drain of the first N-MOSFET and a source of the second N-MOSFET connects to a drain of the fourth N-MOSFET; and fifth and sixth N-MOSFETs, each of the fifth and the sixth N-MOSFETs implemented in a tri-well configuration such that a source of the fifth N-MOSFET is connected to a substrate of the fifth N-MOSFET and a source of the sixth N-MOSFET is connected to a substrate of the sixth N-MOSFET, such that a drain of the fifth N-MOSFET connects to a source of the first N-MOSFET and a drain of the sixth N-MOSFET connects to a source of the second N-MOSFET.
 12. The apparatus of claim 11, further comprising: a first resistor and a second resistor; and a first capacitor having a first node connected to a gate of the first N-MOSFET and a second node connected to the source of the second N-MOSFET and to the drain of the sixth N-MOSFET; and a second capacitor having a first node connected to a gate of the second N-MOSFET and a second node connected to the source of the first N-MOSFET and to the drain of the fifth N-MOSFET; and wherein: a first node of the first resistor and a first node of the second resistor are grounded; a second node of the first resistor is connected to a source of the fifth N-MOSFET; and a second node of the second resistor is connected to a source of the sixth N-MOSFET.
 13. The apparatus of claim 11, wherein: each of the first and the second N-MOSFETs implemented in a tri-well configuration such that the source of the first N-MOSFET is connected to a substrate of the first N-MOSFET and the source of the second N-MOSFET is connected to a substrate of the second N-MOSFET; and each of the third and the fourth N-MOSFETs implemented in a tri-well configuration such that the source of the third N-MOSFET is connected to a substrate of the third N-MOSFET and the source of the fourth N-MOSFET is connected to a substrate of the fourth N-MOSFET.
 14. The apparatus of claim 11, wherein: the apparatus is a circuitry implemented within a radio of a communication device.
 15. The apparatus of claim 11, wherein: the apparatus is an integrated circuit.
 16. An apparatus, comprising: first and second n-channel metal oxide semiconductor field-effect transistors (N-MOSFETs); third and fourth N-MOSFETs, such that a source of the third N-MOSFET connects to a drain of the first N-MOSFET and a source of the second N-MOSFET connects to a drain of the fourth N-MOSFET; and fifth and sixth N-MOSFETs, each of the fifth and the sixth N-MOSFETs implemented in a tri-well configuration such that each of a source of the fifth N-MOSFET is connected to a substrate of the fifth N-MOSFET and a source of the sixth N-MOSFET is connected to a substrate of the sixth N-MOSFET, such that a drain of the fifth N-MOSFET connects to a source of the first N-MOSFET and a drain of the sixth N-MOSFET connects to a source of the second N-MOSFET; a first resistor and a second resistor; and wherein: a first node of the first resistor and a first node of the second resistor are grounded; a second node of the first resistor is connected to a source of the third N-MOSFET; a second node of the second resistor is connected to a source of the fourth N-MOSFET; a first bias voltage is provided to gates of the third and fourth N-MOSFETs; and a second bias voltage is provided to gates of the fifth and sixth N-MOSFETs.
 17. The apparatus of claim 16, further comprising: a first resistor and a second resistor; and a first capacitor having a first node connected to a gate of the first N-MOSFET and a second node connected to the source of the second N-MOSFET and to the drain of the sixth N-MOSFET; and a second capacitor having a first node connected to a gate of the second N-MOSFET and a second node connected to the source of the first N-MOSFET and to the drain of the fifth N-MOSFET; and wherein: a first node of the first resistor and a first node of the second resistor are grounded; a second node of the first resistor is connected to a source of the fifth N-MOSFET; and a second node of the second resistor is connected to a source of the sixth N-MOSFET.
 18. The apparatus of claim 16, wherein: each of the first and the second N-MOSFETs implemented in a tri-well configuration such that the source of the first N-MOSFET is connected to a substrate of the first N-MOSFET and the source of the second N-MOSFET is connected to a substrate of the second N-MOSFET; and each of the third and the fourth N-MOSFETs implemented in a tri-well configuration such that the source of the third N-MOSFET is connected to a substrate of the third N-MOSFET and the source of the fourth N-MOSFET is connected to a substrate of the fourth N-MOSFET.
 19. The apparatus of claim 16, wherein: the apparatus is a circuitry implemented within a radio of a communication device.
 20. The apparatus of claim 16, wherein: the apparatus is an integrated circuit. 